OB38A08T2W24SP

Category:

The original 8052 had a 12-clock structure, one machine cycle required 12 clocks, and most instructions were one or two machine cycles. So, in addition to the multiplication and division instructions, each instruction in 8052 uses 12 or 24 clocks, and in addition, each cycle in 8052 uses two memory retrievals. In many cases, the second one is a fake extraction, and the extra clock is wasted

The OB38A04T1 is a fast single-chip 8-bit microcontroller core. This is a full-featured 8-bit embedded controller that executes all ASM51 instructions with the same instruction settings as the MCS-51.

Features

Operating voltage: 2.4V ~ 5.5V

High-speed 1T architecture up to 16MHz

The 1~8T mode can be programmed by software

Command settings are MCS-51 compatible

Built-in 16MHz RC oscillator and programmable frequency divider

4+1KB bytes of on-chip programmable memory in-program memory

256B bytes of standard 8052 RAM

64B bytes of SRAM

Dual 16-bit data pointers (DPTR0&DPTR1)

A serial interface for full-duplex communication. Additional baud rate generator

Integrated 10-way touch buttons

Wake up in low-power power-saving mode

Two 16-bit timers/counters (timer 0,1)

14 GPIOs, four types can be selected (quasi-bidirectional port, push-pull, open-drain, input only), default quasi-bidirectional port (pull-up)

External Interrupt 0 & External Interrupt 1 with Quadruple Priority

Programmable Watchdog Timer (WDT)

One IIC interface (master/slave mode)

The on-chip memory supports ISP/IAP/ICP and EEPROM functions

The storage space of the ISP service program is set to N*128 bytes (N=0 to 8).

On-chip Simulation (ICE) and On-Chip Debugging (OCD)

Low Voltage Interrupt/Low Voltage Reset (LVI/LVR)

Two external interrupts INT0 and INT1 support rising/falling edge detection

Pin ESD performance exceeds 4KV

Enhanced user code protection

The power management unit is in idle and power-down mode